I. Introduction
In the last few years, there has been a growing interest in the design of wireless sensing device for portable, wearable or implantable biomedical applications. These sensing devices are generally used for detecting and monitoring biomedical signals such as electrocardiographic (ECG), electroencephalography (EEG), and electromyography (EMG), to name a few. Most biomedical signals are often very slow and exhibit limited dynamic range. A typical biomedical sensor interface consists of a band-pass filter, a low-noise amplifier and an analog-to-digital converter (ADC). The digitalization of the sensed biomedical signals is usually performed by ADCs with moderate resolution (8-12 bits) and sampling rate (1-1000kS/s). In such devices, energy efficiency and long battery life are paramount design goals. Particularly, ADCs for implanted medical devices need microwatt operation to run on a small battery for decades. Therefore, energy efficiency is a critical challenge for ADCs design.battery life are paramount design goals. Particularly, ADCs for implanted medical devices need microwatt operation to run on a small battery for decades.Therefore, energy efficiency is a critical challenge for ADCs design. Successive approximation register (SAR) ADC has the advantage of power efficiency compared with other ADC architectures (e.g., pipelined ADC). Furthermore, SAR ADC benefits from technology downscaling because of two major reasons:(1) SAR ADC mainly consists of digital circuits which get faster in deep sub-micron technologies; and (2) SAR ADC is an opamp-free architecture. In other words, SAR ADC does not require high gain and high bandwidth opamps to guarantee the linearity.A highperformance opamp consumes large power, and suffers from short channel effect and low supply voltage in advanced process nodes. These reasons arouse the interest of designers which is reflected in the number of recent publications.SAR ADCs are commonly used in biomedical acquisition systems due to their low power consumption and simplicity,particularly for simple analog sub-circuits.The comparator and sampling switches are the only two analog components.. The overall system architecture is shown in " Fig.1 ". We designed and implemented all the blocks of SAR-ADC and results are validated using CADENCE Virtuoso Analog Design Environment IC 6.1.5 tool.
II. Converter Principle
Successive Approximation Converter based on a Charge Redistribution Principle is characterized in " Fig. 2 ". Binary weighted capacitors are used for the DAC. The switching point of the comparator is independent of the value of the input signal. During conversion, at the comparator input positive and negative voltages VC referred to analog ground occur, whose magnitude is continuously decreasing with the number of conversion steps performed within a complete conversion cycle. Consequently, at the end of the conversion cycle, i.e., when highest precision is demanded, both comparator inputs are operated near analog ground [1] .
Fig. 2. SAR-ADC Based on a Charge Redistribution Principle

III. The Sample & Hold Circuit Design
The Sample & Hold circuit is completely passive. It contains just a sampling switch, a dummy switch, a sampling capacitor and two clock buffers " Fig. 3 ". The passive S/H circuit gives a simple solution to the requirements of both small offset and wide input bandwidth of the SA-ADC to be used in an ADC array [2] . In this architecture " Fig.3 ", one dummy switch is used to minimize clock feed through error [3] . The theory behind this technique is that if the width of M1 is one half of M0 transistor, and clock wave form is fast enough then charge will cancel. The " Fig.4 ", shows the schematics of Sample and Hold circuit. The value of holding capacitor is 1pF. Where transistor M0 operating in linear region, the condition for operating in linear region is
The calculated value of W/L for M0 & M1 is given in Table I 
III. Capacitor Array Dac
The Binary weighted Capacitor DAC or Charge scaling DAC architecture is as shown in " Fig.6 ".In this architecture, a parallel array of the binary weighted capacitors is connected [3] , [8] . The voltage output, VOUT, can be expressed as relation (6) =
Where, VOUT is the analog voltage output, VREF is the reference voltage, K is a scaling factor and the digital word D is given by relation (7)
N is the total number of bits of the digital word, and bi is the ith coefficient and is either 0 or 1. The relation (8) gives the value of VOUT for any digital word. The calculated values of all capacitors are given in Table II . 
IV. Dac Switch Design
This design is used to reduce charge injection and clock feed through errors by complimentary PMOS and NMOS switches shown in " Fig.8 ". All MOS transistors are operating in linear region [4] , [5] .The " Fig. 8 " shows a unit capacitor connecting to VREF when bit-1 is set (High). Switch-2 PMOS, NMOS combination goes ON and connects to ground when bit-1 is reset [4] , [6] . We have calculated the W/L of switch transistors and is given in Table II . 
Low Power SAR-ADC in 0.18μm Mixed-Mode CMOS Process for Biomedical Applications
The Charge Scaling DAC is simulated in 0.18um CMOS process. The threshold voltages are 0.327 V for the nMOS and -0.4064V for the pMOS device. It is observed that a value of DNL is ±0.7LSB and INL is ±0.8LSB respectively.
V. Comparator
The comparator is designed as a simple regenerative resettable circuit " Fig. 12 ", [1] , [8] followed by inverters for signal level recovery. This type of comparator is use positive feed back bi-stable element to compare two signals. The advantage of this circuit is that there is no steady state power consumption. The only current will be the one required by bias circuit. The design approach is based on slew rate and optimum propagation delay constraints. Apart from offset related issues, the comparator is working as expected. The bias current can be controlled by the bias transistor is as shown in " Fig.13 ", both transistor M2 and M3 is operating in saturation region and drain current of M2 and M3 can be given by equation (10)
We have assumed 2uA bias current to calculate the W/L ratio of the transistor M2 & M3.The aspect ratios of transistor M2 & M3 given in Table III . The complete schematic of comparator is as shown in " Fig.12 ". The auto zero technique reduces the offset and low frequency noise based on sampling methods [9] . This method has been extensively used in the past for offset reduction in comparators and amplifiers [4] . Most of the nowadays A/D converters with offset cancellation make use of auto-zeroed comparators. 
VI. Sar Logic Design
A successive approximation register (SAR) is a digital control circuit, which is implemented using D flip-flop. We have designed D flip-flop using Verilog-A code. It has a parallel world output, which is connected to the input of an nbit D/A converter. The input of the SAR is a one bit digital signal, which is taken from the output of the comparator. To start the conversion, MSB in the SAR is set to 1 and all the other bit are set to 0. If the input is higher than the output of DAC then MSB of the SAR is set to d0=1 other wise d0=0.The content of SAR is changed to [d0 1 0…….0] in the second step, and [d0 d1 1 0….0] in the third step. The procedure of the successive approximation is continued until the desired accuracy is reached. The classic SAR algorithm flow chart is as shown in " Fig. 17 " and the logic diagram of successive approximation register is shown in " Fig.16 ". 
VII. Conclusion
A successive approximation converter suitable for operation at low supply voltage is designed in a standard 0.18um MOS technology. We design all the building blocks of SAR-ADC using transistors with threshold voltages of approximately 0.327V for NMOS and -0.4064 for PMOS. The simulation results indicate that the circuit achieves 8-bit monotonic conversion at high speed with differential nonlinearity less than 1 LSB. This device is suitable for standard CMOS technology VLSI implementation. These results are validated using CADENCE mixed signal Virtuoso Analog Design Environment IC (6.1.4/6.1.5) tool.
